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makes device fabrication extremely difficult.
The major problem is current leakage between the SOI and the substrate through the buried oxide layer (BOX leakage) . It is supposed that the BOX leakage is generated via a fbrmation of threading pinholes through the BOX layer at the contact opening. Thus, to suppress these pinholes, thickness uniformity of the SOI or, more straightforwad, uniformity of silicided SOI is essential. Another issue to be cleared is reduction of the parasitic source/drain series resistance. To achieve reasonably low series resistance, it is reported that the silicide thickness should be less than 80% of whole the SOI thickness when the contact resistivitv between silicide and Si is greater than lxl0-7O-cm2 t3l.
From these requirements a highly stable and controlled formation of ultra-thin silicide ( Fig.2 . AFM scanning on the silicide surface after the 2nd RTA revealed that the typical peak-to-valley height was 20-30nm in 10pm square area. However, defects in silicided SOI were still present as shown in Fig.3 Fig.4 is a cross- Using the new Co salicide, the BOX leakage yield was evaluated for various SOI film thickness on an SOI island of 400pm square area with l60k 0.2pm Q contacts (Fig.5) . The result demonstrates that the 25nm-thick SOI is tolerable for device production with present SIMOX substrates, which falls in sub-O.15pm regime. However, even by the use of the advanced Co salicide, the Box leakage still strongly depends on the SOI thickness. The present SIMOX wafer contains high density of deep local thinning in the order of l0nm, which currently determines the lower limit of the SOI thickness for ULSI application.
MOSFET operation was confirmed in Lg:0.l5prm n and pMOSFET fabricated on 22nm-thick SOI. In Fig.6 , the subthreshold swings were 68 and 76mV/dec respectively, and floating body effect was negligible. 
